



# Enhancement-mode BEOL In<sub>2</sub>O<sub>3</sub> FETs with Record Logic Performance: Experiments and Compact Modeling

Yanjie Shao<sup>1\*</sup>, Dylan Ma<sup>2</sup>, Dimitri A. Antoniadis<sup>1</sup>, Lan Wei<sup>2</sup>,  
and Jesús A. del Alamo<sup>1</sup>

*\*Email: shaoyj@mit.edu*

<sup>1</sup>Microsystems Technology Laboratories, MIT

<sup>2</sup>Department of ECE, University of Waterloo

**Sponsorship: SRC & Intel & NSERC & CRC**




UNIVERSITY OF  
**WATERLOO**




# Achieving dramatic energy efficiency improvement

## Approach: back-end functionality integration



- Enhanced information throughput
- High system density

## Challenge: thermal budget




Thean, *IEDM* 2022


- CMOS-compatible thermal budget ( $\leq 400^\circ\text{C}$ ) and process

# BEOL FETs with amorphous oxide semiconductors


In-based amorphous oxide semiconductor (AOS)



Nomura, *Nature* 2004




$In_2O_3$  mobility insensitive to thermal budget




Charnas, *Adv. Mater.* 2024

- Decent mobility in In-based amorphous oxide
- Goal:  $In_2O_3$  FETs with E-mode and high performance, at low thermal budget


# Our approach: plasma-enhanced ALD of $\text{In}_2\text{O}_3$



- PEALD uniqueness:
  - Low- $T$  growth (**150 °C**)
  - Low defect density



Stoichiometric ratio:  
 $\text{In} : \text{O} = 1 : 1.55$




No clear signature of Bragg peaks

XPS and GIXRD carried out by John Huang and Hyungeun Choi at MIT



- Near-ideal stoichiometry
- Amorphous film

# In<sub>2</sub>O<sub>3</sub> FETs fabrication




- G sputtering (W)
- HfO<sub>2</sub> by PEALD (250 °C)
- In<sub>2</sub>O<sub>3</sub> by PEALD (150 °C)
- S/D Ni/Au contact deposition
- Channel patterning by RIE
- G via opening
- Probe-pad fabrication

FET array



- Process thermal budget = 250 °C
- Critical dimensions:  $L_{ch}$  down to 40 nm and  $W$  down to 60 nm

# $V_t$ control for E-mode FET






Final design:

$t_{ch} = 2.1 \text{ nm}$

$t_{ox} = 4.8 \text{ nm}$

More  $V_t$  discussions in:  
Liu, TED 2024  
Jana, SISPAD 2024





- Balanced  $V_t$  and  $I_{on}$  at  $t_{ch} = 2.1 \text{ nm}$
- Scaled gate dielectric thickness for best  $I_{on}$

# I-V characteristics of E-mode $\text{In}_2\text{O}_3$ FETs



$L_{\text{ch}} = 40 \text{ nm}$ :

$t_{\text{ch}} = 2.1 \text{ nm}$

$t_{\text{ox}} = 4.8 \text{ nm}$






$L_{\text{ch}} = 970 \text{ nm}$ :



- E-mode in short-channel transistors!
- High  $I_{\text{on}} > 1 \text{ mA}/\mu\text{m}$  @  $V_{\text{ds}} = 0.5 \text{ V}$
- Well-controlled SCEs down to  $L_{\text{ch}} = 40 \text{ nm}$
- Near-ideal  $S$  down to  $60 \text{ mV/dec}$
- Negligible DIBL





# Channel length scaling



- Negligible  $V_t$  roll-off
- Near-ideal  $S$  across the full  $L_{ch}$  range down to 40 nm

# Channel width scaling in short-channel FETs

$W/L_{ch} =$   
60/40 nm:



■  $I_{on} = 1.35 \text{ mA}/\mu\text{m} @$   
 $V_{ds} = 0.5 \text{ V}$

■ Negligible SCEs and  
near-ideal S

■  $W \downarrow$ :


➤  $\Delta V_t > 0$

➤  $I_{on} \uparrow$

➤ S nearly unchanged




# TLM analysis

$W \downarrow$



- Near-ideal linear fittings obtained across all the devices with the full  $W$  and  $L_{\text{ch}}$  range
- Minimum  $R_{\text{sd}} = 169 \Omega \cdot \mu\text{m}$ , record among E-mode AOS-FETs





# Contact and sheet resistance



Nominal  $W_c - W = 150$  nm for all FETs,  
 $W_c/W \uparrow$  as  $W \downarrow$

- $R_{sd}$  and  $R_{sh}$  heavily depend on  $V_{gs}$  (i.e.,  $N_{sheet}$ )
- $W \downarrow$ :  $R_{sd} \downarrow$ ,  $R_{sh}$  unchanged
- $W$  scaling behavior potentially due to geometry and/or strain effect

# Device scaling: key metrics



■  $W \downarrow$ :



➤  $g_{m,peak} \uparrow$

➤  $\Delta V_t > 0$

➤  $S$  nearly unchanged




$V_t$  @ const  $4 \text{ nA} \times W/L_{ch}$

# Record logic performance in E-mode oxide FETs




- Record logic performance in E-mode oxide-channel FETs
- Best balanced  $g_m$ - $S$  performance in oxide-channel FETs

# Capacitance analysis





- Nearly no frequency dispersion at low  $V_g \rightarrow$  low trap density in MOS
- $L_{\text{ch}} \downarrow$ :
  - $C(V_g < 0)$  unchanged, mainly due to full depletion under S/D
  - $C(V_g > 0) \downarrow$ , due to channel and S/D accumulation

# Capacitance components: experiments and modeling





- Accurate extraction of **intrinsic channel capacitance**
- Separation of  $L_{\text{ch}}$ -independent components ( $C_{\text{ov}} + C_{\text{par}}$ )
- Fitted  $C$ - $V$  components based on MIT Virtual Source (MVS) model

# Understanding $V_g$ dependence and $f$ dispersion



- $V_t$ : intrinsic channel, no frequency dispersion
- $V_{\text{tov}}$ : S/D region, frequency dispersion  $\rightarrow$  contact non-idealities


# Mobility extraction



- $\mu_{\text{FE}}$  strongly depends on  $N_{\text{sheet}}$

- Possible mechanism 1:  
ionized-dopant screening


- Possible mechanism 2:




Chakraborty, TED 2020

# Key components of compact model MVS-AOS



Transport



Charge control



Extrinsic resistance




Key elements:

- $I_{DS}$ : intrinsic channel current
- $R_B$ : bias-dep. series R
- $R_C$ : bias-indep. series R
- $r_{ov}$ : small-signal R
- $C_{G(S,D)}$ : intrinsic channel C
- $C_{ov(S,D)}$ : bias-dep. overlap C
- $C_{par}$ : bias-indep. parasitic C

- Intrinsic channel: drift-diffusion version of MIT Virtual-source Model (MVS) [1,2]
- Extrinsic region

[1] Radhakrishna, *TED* 2019; [2] Wei, *BCICTS* 2024

# Compact model fitting: $I$ - $V$






- Reproducible fitting across the full  $L_{ch}$  range with identical parameters!




# Compact model fitting: C-V

$L_{ch} \uparrow$

50 kHz:



1 MHz:



- Reproducible fitting across the full  $L_{ch}$  range with identical parameters!

# Conclusions

- E-mode BEOL AOS-FETs with record logic performance
- Near-ideal scaling realized in BEOL  $\text{In}_2\text{O}_3$  FETs
- Detailed study of capacitance reveals unique physics
- Development of the MVS-AOS compact model

# Acknowledgements

- MIT Microsystems Technology Laboratories
- MIT.nano
- SRC and SRC liaisons
- Unrestricted seed grant from Intel through the MIT AI Hardware Program
- NSERC Discovery and Alliance Programs
- Canada Research Chair Program

